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INTRODUCTION
Digital to analog converters (DAC) are broadly used in digital processing systems communicating with physical worldranging from a simple audio/video players to automobile and aviation industries. These modules are used to convert digital codes to analog signals in term of current, voltage or even electronic charges. During the last few decades, there have been many attempts to realize digital to analog conversion using different methods. Methods such as R-2R ladders, pulsewidth modulators, thermometer coded and hybrid circuits are found-all struggling for a same objective which is to enhance the performance and precision of DACs.
In general, most of these methods follow the same concept to convert digital signals to analog signals that is through binary inputs that trigger some switches and conduct weighted currents to an output node. As illustrated in Implementing DACs using this method is prone to sever nonlinear errors in high resolution DACs. Given that as the number of the input signals increases, more current sources with larger currents are required, instantaneously feeding the output node with such large currents or disengaging these current sources (as the most significant bits take their high or low logic levels) would cause glitches with relatively large energy and the output analog signal will lose its monotonicity. The effects of mismatch between transistors would also introduce errors in the produced analog signal. All of these shortcomings degrade the DAC performance by introducing Integral Non Linearity (INL) and Differential Non Linearity (DNL). INL is a measure of the difference between the actual and ideal DAC output while DNL is the difference in the DACs output given the same input code [9] .
II. THERMOMETER CODED DACS
Amongst the above mentioned schemes, thermometer coded circuits have attracted more attention because of their reduced integrated and discrete nonlinear noises or INL and DNL errors respectively. Table 1 . As seen, an incremental change in binary inputs results in only one unit difference in respected thermometer codes or in words, weight of change is one. Implementing DACs in this way involves the use of current steering circuits in which, current sources and pairs of switches are utilized as depicted in Fig. 3 . THE HYBRID 12-BIT DAC There have been different approaches to realize digital to analog conversion using thermometer coded logic (in hybrid circuits). Fig. 4 illustrates a typical 12-bit hybrid DAC in which both thermometer coded DAC (coarse current sources) and binary DAC (weighted current sources) are utilized.
As seen, the binary inputs are evenly divided between both converters. Binary Weighted (BW) current sources are used to convert the six least significant bits which maximally produce 63 units of total full range current and Thermometer Coded (TC) DAC is assigned to convert the most significant bits. Since the logic gates used in row and column decoders produce a delay, for smoothening the output signal, delays of both converters must be equalized. An improved version of this converter is shown in Fig. 5 in which delay equalizer block and master and slave latches are added to synchronize delays. Figure 5 . 12-bit hybrid DAC with delay equalizer [4] In this method, digital inputs are buffered and separated from decoder and equalizer blocks. After that, the most significant bits are turned to thermometer codes. Meanwhile, the least significant bits are delayed by delay equalizer and in the end all signals are presented at the input of master latches at the same time. Before these signals are fed to current sources, slave latches take over and make the rest of the circuit ready for other sampling and coding phases.
IV. THE 14-BIT HYBRID DAC Fig. 6 demonstrates a 14-bit hybrid DAC. Similar to the aforementioned converters, the six least significant bits are used to feed binary weighted switched current sources and an 8-bit thermometer coded DAC is used for the rest of a current cell block inputs [7] . This scheme is then modified to address synchronization of both converters as illustrated in Fig. 7 . In the same manner like what was explained above, delay equalizer block and latches are used to bring both converters into line. V. 12-BIT VERSUS 14-BIT DAC SPECIFICATION In this section, implementation results between the 12-bit and14-bit hybrid DAC is summarized. Segmentation and arrangement of the hybrid type of DACs are also discussed. Table 2 shows various types of 12-bit hybrid DACs. The DNL and INL between different types of segmentation is comparable and applicable to most applications. And results of various methods of realizing 14-bit thermometer coded DACs are summarized in Table 3 . The use of thermometer coded DACs in hybrid DACs increases the precision of the analog output at the expense of more delay and power consumption. Furthermore, in hybrid DACs to achieve the maximum precision or reduced nonlinear errors in other words, equalizer circuits must be added in signal path which introduce more power dissipation. Summing up all the above, in DACs, more accuracy is obtained when power and speed are sacrificed. 14-BIT HYBRID DAC
VI. CONCLUSION
As seen, various methods of implementation have affected the overall performance of the proposed circuits. Simplicity of the weighted current sources in conjunction with thermometer coding method in hybrid DACs has affected the precision and speed of the proposed circuits. While in one hand thermometer coding of more input bits results in higher precision of the DACs, the additional logic circuits used in decoders introduce more power dissipation and delay to DAC circuits. The speed of operation depends on the sampling of segmentation.
